FORM PTO-1449 U.S. DEPARTMENT ((REV.7-80) PATENT AND TRADE				ATTY. DOCKET NO. 501268.01		Sheet 1 of Application No. 10/6/27 Not Yet Assigned			
INFORMATION DISCLOSURE STATEMENT (Use several sheets if necessary)					APPLICANT(S) Leonard Forbes				
					FILING DATE 7/1/03 GROUP ART UNIT 291			916	
					Concurrently herev	4th	Not Yet Assi	gned	- -
	,		U.S	S. PATENT I	OOCUMENTS				
*EXAMINER INITIAL		DOCUMENT NUMBER	DATE		NAME	CLAS	S SUBCLASS	1	IG DAT
	AA			ļ					
·	AB								
	AC								
	AD								
	AE								
	AF								
	AG								
	AH								
	AI								
	ΑJ								
			FORE	GN PATEN	T DOCUMENTS			· · · · · ·	
		DOCUMENT NUMBER	DATE		COUNTRY	CLASS	SUBCLASS	TRANSLATION	
				<u> </u>				YES	NO
	AK					ļ			
	AL								<u> </u>
					uthor, Title, Date, Pertinent P				
W	AM	Cappelletti, P. et 1994, IEDM-94, 1	al., "Failure pp. 291-294	Mechanism	s of Flash Cell in Pro	ogram/Eı	rase Cycling"	, IEEE	',
My	AN	Guan, Huinan et al., "On Scaling of SST Split-Gate Flash Memory Technologies", Department of Electrical and Computer Engineering, University of California, Irvine, Final Report 1998-1999 for MICRO Project 98-080.							
YW	AO	Pavan, Paolo et al., "Flash Memory Cells – An Overview", Proceedings of the IEEE, Vol. 85, No. 8, August 1997, pp.1248-1271.							
W	AP	Seo, Jin-ho et al., on SIMOX SOI W	"Charge-to /afers", Jos	-Breakdown urnal of the	Characteristics of T	hin Gate iety, Vol.	Oxide and B 144, No. 1, .	ıried (anuar	 Dxide y

EXAMINER

DATE CONSIDERED

* EXAMINER:

mitial if reference considered, whether or not criteria is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant(s).